FormulaDen.com

Physics Chemistry Math Chemical Engineering Civil Electrical Electronics Electronics and Instrumentation Materials Science Mechanical Production Engineering Financial Health

Propagation Delay in Circuit Formula

Fx Copy

LaTeX Copy

Circuit Propagation Delay refers to the rise time or fall time in logic gates. This is the time it takes for a logic gate to change its output state based on a change in the input state. Check FAQs

t ckt = \frac{t pHL + t pLH}{2}

t_ckt - Circuit Propagation Delay?t_pHL - Propagation Delay High to Low?t_pLH - Propagation Delay Low to High?

Propagation Delay in Circuit Example

With values

With units

Only example

Here is how the Propagation Delay in Circuit equation looks like with Values.

Here is how the Propagation Delay in Circuit equation looks like with Units.

Here is how the Propagation Delay in Circuit equation looks like.

8.16 = \frac{7 + 9.32}{2}

8.16ns = \frac{7ns + 9.32ns}{2}

8.16 = \frac{7 + 9.32}{2}

Tip: Use pencil ( Pencil

) icon above to edit Input Values and Units.

Calculate

Recalculate

Solution

Copy

Reset

You are here -

Home » Category

Engineering » Category

Electronics » Category

CMOS Design and Applications » fx Propagation Delay in Circuit

Propagation Delay in Circuit Solution

Follow our step by step solution on how to calculate Propagation Delay in Circuit?

FIRST Step Consider the formula

t ckt = \frac{t pHL + t pLH}{2}

Next Step Substitute values of Variables

∴

t ckt = \frac{7ns + 9.32ns}{2}

Next Step Convert Units

∴

t ckt = \frac{7E-9s + 9.3E-9s}{2}

Next Step Prepare to Evaluate

∴

t ckt = \frac{7E-9 + 9.3E-9}{2}

Next Step Evaluate

∴

t ckt = 8.16E-09s

LAST Step Convert to Output's Unit

∴

t ckt = 8.16ns

Propagation Delay in Circuit Formula Elements

Variables

Circuit Propagation Delay

Circuit Propagation Delay refers to the rise time or fall time in logic gates. This is the time it takes for a logic gate to change its output state based on a change in the input state.

Symbol: t_ckt

Measurement: TimeUnit: ns

Note: Value should be greater than 0.

Formulas to find Circuit Propagation Delay

Propagation Delay High to Low

Propagation Delay high to low is the time required for the output signal to change from its high level to its low level as a consequence of an input signal change.

Symbol: t_pHL

Measurement: TimeUnit: ns

Note: Value should be greater than 0.

Formulas to find Propagation Delay High to Low

Propagation Delay Low to High

Propagation Delay low to high is the time required for the output signal to change from its low level to its high level as a consequence of an input signal change.

Symbol: t_pLH

Measurement: TimeUnit: ns

Note: Value should be greater than 0.

Formulas to find Propagation Delay Low to High

Other formulas in CMOS Delay Characteristics category

Go Edge Rate

t e = \frac{t r + t f}{2}

Go Fall Time

t f = 2 \cdot t e - t r

Go Rise Time

t r = 2 \cdot t e - t f

Go Normalized Delay

d = \frac{t pd}{t c}

How to Evaluate Propagation Delay in Circuit?

Propagation Delay in Circuit evaluator uses Circuit Propagation Delay = (Propagation Delay High to Low+Propagation Delay Low to High)/2 to evaluate the Circuit Propagation Delay, The Propagation Delay in Circuit is propagation delay is defined as the amount of time required after an input signal is applied and has stabilized to the input of a circuit to the time that the output of the circuit has stabilized to the correct output signal. Circuit Propagation Delay is denoted by t_ckt symbol.

How to evaluate Propagation Delay in Circuit using this online evaluator? To use this online evaluator for Propagation Delay in Circuit, enter Propagation Delay High to Low (t_pHL) & Propagation Delay Low to High (t_pLH) and hit the calculate button.

FAQs on Propagation Delay in Circuit

What is the formula to find Propagation Delay in Circuit?

The formula of Propagation Delay in Circuit is expressed as Circuit Propagation Delay = (Propagation Delay High to Low+Propagation Delay Low to High)/2. Here is an example- 8.2E+9 = (7E-09+9.32E-09)/2.

How to calculate Propagation Delay in Circuit?

With Propagation Delay High to Low (t_pHL) & Propagation Delay Low to High (t_pLH) we can find Propagation Delay in Circuit using the formula - Circuit Propagation Delay = (Propagation Delay High to Low+Propagation Delay Low to High)/2.

Can the Propagation Delay in Circuit be negative?

No, the Propagation Delay in Circuit, measured in Time cannot be negative.

Which unit is used to measure Propagation Delay in Circuit?

Propagation Delay in Circuit is usually measured using the Nanosecond[ns] for Time. Second[ns], Millisecond[ns], Microsecond[ns] are the few other units in which Propagation Delay in Circuit can be measured.

Let Others Know

✖

Facebook

Twitter

Copied!

Propagation Delay in Circuit Formula

Propagation Delay in Circuit Example

Propagation Delay in Circuit Solution

Propagation Delay in Circuit Formula Elements

Other formulas in CMOS Delay Characteristics category

How to Evaluate Propagation Delay in Circuit?

FAQs on Propagation Delay in Circuit

Variable Name