FormulaDen.com

Physics Chemistry Math Chemical Engineering Civil Electrical Electronics Electronics and Instrumentation Materials Science Mechanical Production Engineering Financial Health

Propagation Delay for High to Low Output Transition CMOS Formula

Fx Copy

LaTeX Copy

Time for high to low transition of output refers to the duration taken by a signal at the output terminal of a device or circuit to transition from a high voltage level to a low voltage level. Check FAQs

ζ PHL = (\frac{C load}{K n \cdot (V DD - V T,n)}) \cdot ((2 \cdot \frac{V T,n}{V DD - V T,n}) + \ln ((4 \cdot \frac{V DD - V T,n}{V DD}) - 1))

ζ_PHL - Time for High to Low Transition of Output?C_load - Inverter CMOS Load Capacitance?K_n - Transconductance of NMOS?V_DD - Supply Voltage?V_T,n - Threshold Voltage of NMOS with Body Bias?

Propagation Delay for High to Low Output Transition CMOS Example

With values

With units

Only example

Here is how the Propagation Delay for High to Low Output Transition CMOS equation looks like with Values.

Here is how the Propagation Delay for High to Low Output Transition CMOS equation looks like with Units.

Here is how the Propagation Delay for High to Low Output Transition CMOS equation looks like.

0.0025 = (\frac{0.93}{200 \cdot (3.3 - 0.8)}) \cdot ((2 \cdot \frac{0.8}{3.3 - 0.8}) + \ln ((4 \cdot \frac{3.3 - 0.8}{3.3}) - 1))

0.0025ns = (\frac{0.93fF}{200µA/V² \cdot (3.3V - 0.8V)}) \cdot ((2 \cdot \frac{0.8V}{3.3V - 0.8V}) + \ln ((4 \cdot \frac{3.3V - 0.8V}{3.3V}) - 1))

0.0025 = (\frac{0.93}{200 \cdot (3.3 - 0.8)}) \cdot ((2 \cdot \frac{0.8}{3.3 - 0.8}) + \ln ((4 \cdot \frac{3.3 - 0.8}{3.3}) - 1))

Tip: Use pencil ( Pencil

) icon above to edit Input Values and Units.

Calculate

Recalculate

Solution

Copy

Reset

You are here -

Home » Category

Engineering » Category

Electronics » Category

CMOS Design and Applications » fx Propagation Delay for High to Low Output Transition CMOS

Propagation Delay for High to Low Output Transition CMOS Solution

Follow our step by step solution on how to calculate Propagation Delay for High to Low Output Transition CMOS?

FIRST Step Consider the formula

ζ PHL = (\frac{C load}{K n \cdot (V DD - V T,n)}) \cdot ((2 \cdot \frac{V T,n}{V DD - V T,n}) + \ln ((4 \cdot \frac{V DD - V T,n}{V DD}) - 1))

Next Step Substitute values of Variables

∴

ζ PHL = (\frac{0.93fF}{200µA/V² \cdot (3.3V - 0.8V)}) \cdot ((2 \cdot \frac{0.8V}{3.3V - 0.8V}) + \ln ((4 \cdot \frac{3.3V - 0.8V}{3.3V}) - 1))

Next Step Convert Units

∴

ζ PHL = (\frac{9.3E-16F}{0.0002A/V² \cdot (3.3V - 0.8V)}) \cdot ((2 \cdot \frac{0.8V}{3.3V - 0.8V}) + \ln ((4 \cdot \frac{3.3V - 0.8V}{3.3V}) - 1))

Next Step Prepare to Evaluate

∴

ζ PHL = (\frac{9.3E-16}{0.0002 \cdot (3.3 - 0.8)}) \cdot ((2 \cdot \frac{0.8}{3.3 - 0.8}) + \ln ((4 \cdot \frac{3.3 - 0.8}{3.3}) - 1))

Next Step Evaluate

∴

ζ PHL = 2.50762420773954E-12s

Next Step Convert to Output's Unit

∴

ζ PHL = 0.00250762420773954ns

LAST Step Rounding Answer

∴

ζ PHL = 0.0025ns

Propagation Delay for High to Low Output Transition CMOS Formula Elements

Variables

Functions

Time for High to Low Transition of Output

Time for high to low transition of output refers to the duration taken by a signal at the output terminal of a device or circuit to transition from a high voltage level to a low voltage level.

Symbol: ζ_PHL

Measurement: TimeUnit: ns

Note: Value should be greater than 0.

Formulas to find Time for High to Low Transition of Output

Inverter CMOS Load Capacitance

Inverter CMOS Load Capacitance is the capacitance driven by a CMOS inverter's output, including wiring, input capacitances of connected gates, and parasitic capacitances.

Symbol: C_load

Measurement: CapacitanceUnit: fF

Note: Value should be greater than 0.

Formulas to find Inverter CMOS Load Capacitance

Transconductance of NMOS

Transconductance of NMOS refers to the ratio of the change in the output drain current to the change in the input gate-source voltage when the drain-source voltage is constant.

Symbol: K_n

Measurement: Transconductance ParameterUnit: µA/V²

Note: Value should be greater than 0.

Formulas to find Transconductance of NMOS

Supply Voltage

Supply voltage refers to the voltage level provided by a power source to an electrical circuit or device, serving as the potential difference for current flow and operation.

Symbol: V_DD

Measurement: Electric PotentialUnit: V

Note: Value should be greater than 0.

Formulas to find Supply Voltage

Threshold Voltage of NMOS with Body Bias

Threshold voltage of NMOS with body bias refers to the minimum input voltage required to switch an NMOS transistor when an additional bias voltage is applied to the substrate (body).

Symbol: V_T,n

Measurement: Electric PotentialUnit: V

Note: Value should be greater than 0.

Formulas to find Threshold Voltage of NMOS with Body Bias

The natural logarithm, also known as the logarithm to the base e, is the inverse function of the natural exponential function.

Syntax: ln(Number)

Other formulas in CMOS Inverters category

Go Noise Margin for High Signal CMOS

N MH = V OH - V IH

Go Maximum Input Voltage for Symmetric CMOS

V IL(sym) = \frac{3 \cdot V DD + 2 \cdot V T0,n}{8}

Go Threshold Voltage CMOS

V th = \frac{V T0,n + \sqrt{\frac{1}{K r}} \cdot (V DD + (V T0,p))}{1 + \sqrt{\frac{1}{K r}}}

Go Maximum Input Voltage CMOS

V IL = \frac{2 \cdot V output + (V T0,p) - V DD + K r \cdot V T0,n}{1 + K r}

How to Evaluate Propagation Delay for High to Low Output Transition CMOS?

Propagation Delay for High to Low Output Transition CMOS evaluator uses Time for High to Low Transition of Output = (Inverter CMOS Load Capacitance/(Transconductance of NMOS*(Supply Voltage-Threshold Voltage of NMOS with Body Bias)))*((2*Threshold Voltage of NMOS with Body Bias/(Supply Voltage-Threshold Voltage of NMOS with Body Bias))+ln((4*(Supply Voltage-Threshold Voltage of NMOS with Body Bias)/Supply Voltage)-1)) to evaluate the Time for High to Low Transition of Output, Propagation Delay for High to Low Output Transition CMOS refers to the time taken for a signal at the output terminal of a CMOS device to transition from a high voltage level to a low voltage level. It includes delays caused by logic gates, interconnects, and parasitic capacitances. Time for High to Low Transition of Output is denoted by ζ_PHL symbol.

How to evaluate Propagation Delay for High to Low Output Transition CMOS using this online evaluator? To use this online evaluator for Propagation Delay for High to Low Output Transition CMOS, enter Inverter CMOS Load Capacitance (C_load), Transconductance of NMOS (K_n), Supply Voltage (V_DD) & Threshold Voltage of NMOS with Body Bias (V_T,n) and hit the calculate button.

FAQs on Propagation Delay for High to Low Output Transition CMOS

What is the formula to find Propagation Delay for High to Low Output Transition CMOS?

The formula of Propagation Delay for High to Low Output Transition CMOS is expressed as Time for High to Low Transition of Output = (Inverter CMOS Load Capacitance/(Transconductance of NMOS*(Supply Voltage-Threshold Voltage of NMOS with Body Bias)))*((2*Threshold Voltage of NMOS with Body Bias/(Supply Voltage-Threshold Voltage of NMOS with Body Bias))+ln((4*(Supply Voltage-Threshold Voltage of NMOS with Body Bias)/Supply Voltage)-1)). Here is an example- 2.3E+6 = (9.3E-16/(0.0002*(3.3-0.8)))*((2*0.8/(3.3-0.8))+ln((4*(3.3-0.8)/3.3)-1)).

How to calculate Propagation Delay for High to Low Output Transition CMOS?

With Inverter CMOS Load Capacitance (C_load), Transconductance of NMOS (K_n), Supply Voltage (V_DD) & Threshold Voltage of NMOS with Body Bias (V_T,n) we can find Propagation Delay for High to Low Output Transition CMOS using the formula - Time for High to Low Transition of Output = (Inverter CMOS Load Capacitance/(Transconductance of NMOS*(Supply Voltage-Threshold Voltage of NMOS with Body Bias)))*((2*Threshold Voltage of NMOS with Body Bias/(Supply Voltage-Threshold Voltage of NMOS with Body Bias))+ln((4*(Supply Voltage-Threshold Voltage of NMOS with Body Bias)/Supply Voltage)-1)). This formula also uses Natural Logarithm (ln) function(s).

Can the Propagation Delay for High to Low Output Transition CMOS be negative?

No, the Propagation Delay for High to Low Output Transition CMOS, measured in Time cannot be negative.

Which unit is used to measure Propagation Delay for High to Low Output Transition CMOS?

Propagation Delay for High to Low Output Transition CMOS is usually measured using the Nanosecond[ns] for Time. Second[ns], Millisecond[ns], Microsecond[ns] are the few other units in which Propagation Delay for High to Low Output Transition CMOS can be measured.

Let Others Know

✖

Facebook

Twitter

Copied!

Propagation Delay for High to Low Output Transition CMOS Formula

Propagation Delay for High to Low Output Transition CMOS Example

Propagation Delay for High to Low Output Transition CMOS Solution

Propagation Delay for High to Low Output Transition CMOS Formula Elements

Other formulas in CMOS Inverters category

How to Evaluate Propagation Delay for High to Low Output Transition CMOS?

FAQs on Propagation Delay for High to Low Output Transition CMOS

Variable Name