Hold Time at Low logic Formula

Fx Copy
LaTeX Copy
Hold Time at Low logic is defined as the hold time at which logic or output falls to low or 0. Check FAQs
Thold0=tar-Tsetup1
Thold0 - Hold Time at Low Logic?tar - Aperture Time for Rising Input?Tsetup1 - Setup Time at High Logic?

Hold Time at Low logic Example

With values
With units
Only example

Here is how the Hold Time at Low logic equation looks like with Values.

Here is how the Hold Time at Low logic equation looks like with Units.

Here is how the Hold Time at Low logic equation looks like.

9Edit=14Edit-5Edit
You are here -
HomeIcon Home » Category Engineering » Category Electronics » Category CMOS Design and Applications » fx Hold Time at Low logic

Hold Time at Low logic Solution

Follow our step by step solution on how to calculate Hold Time at Low logic?

FIRST Step Consider the formula
Thold0=tar-Tsetup1
Next Step Substitute values of Variables
Thold0=14ns-5ns
Next Step Convert Units
Thold0=1.4E-8s-5E-9s
Next Step Prepare to Evaluate
Thold0=1.4E-8-5E-9
Next Step Evaluate
Thold0=9E-09s
LAST Step Convert to Output's Unit
Thold0=9ns

Hold Time at Low logic Formula Elements

Variables
Hold Time at Low Logic
Hold Time at Low logic is defined as the hold time at which logic or output falls to low or 0.
Symbol: Thold0
Measurement: TimeUnit: ns
Note: Value should be greater than 0.
Aperture Time for Rising Input
Aperture Time for Rising Input is defined as the time during the input when the logic rises to 1 or high output.
Symbol: tar
Measurement: TimeUnit: ns
Note: Value should be greater than 0.
Setup Time at High Logic
Setup Time at high logic is defined as the setup time when the logic is at the high output.
Symbol: Tsetup1
Measurement: TimeUnit: ns
Note: Value should be greater than 0.

Other formulas in CMOS Time Characteristics category

​Go Aperture Time for Rising Input
tar=Tsetup1+Thold0
​Go Aperture Time for Falling Input
taf=Tsetup0+Thold1
​Go Setup Time at High Logic
Tsetup1=tar-Thold0
​Go Setup Time at Low Logic
Tsetup0=taf-Thold1

How to Evaluate Hold Time at Low logic?

Hold Time at Low logic evaluator uses Hold Time at Low Logic = Aperture Time for Rising Input-Setup Time at High Logic to evaluate the Hold Time at Low Logic, The Hold Time at Low logic is the minimum time after a clock edge during which a data input signal must remain stable at a low voltage level (binary '0') in a digital circuit. This timing requirement ensures proper data capture and prevents errors in the receiving circuit. Hold Time at Low Logic is denoted by Thold0 symbol.

How to evaluate Hold Time at Low logic using this online evaluator? To use this online evaluator for Hold Time at Low logic, enter Aperture Time for Rising Input (tar) & Setup Time at High Logic (Tsetup1) and hit the calculate button.

FAQs on Hold Time at Low logic

What is the formula to find Hold Time at Low logic?
The formula of Hold Time at Low logic is expressed as Hold Time at Low Logic = Aperture Time for Rising Input-Setup Time at High Logic. Here is an example- 9E+9 = 1.4E-08-5E-09.
How to calculate Hold Time at Low logic?
With Aperture Time for Rising Input (tar) & Setup Time at High Logic (Tsetup1) we can find Hold Time at Low logic using the formula - Hold Time at Low Logic = Aperture Time for Rising Input-Setup Time at High Logic.
Can the Hold Time at Low logic be negative?
No, the Hold Time at Low logic, measured in Time cannot be negative.
Which unit is used to measure Hold Time at Low logic?
Hold Time at Low logic is usually measured using the Nanosecond[ns] for Time. Second[ns], Millisecond[ns], Microsecond[ns] are the few other units in which Hold Time at Low logic can be measured.
Copied!