Hold Time at High Logic in CMOS Design and Applications Formulas

Hold Time at High logic is defined as the hold time during the input when the logic goes high to 1 or high output. And is denoted by T_hold1. Hold Time at High Logic is usually measured using the Nanosecond for Time. Note that the value of Hold Time at High Logic is always positive.

Formulas to find Hold Time at High Logic in CMOS Design and Applications

fxHold Time at High logicGo

CMOS Design and Applications formulas that make use of Hold Time at High Logic

fxAperture Time for Falling InputGo

fxSetup Time at Low LogicGo

List of variables in CMOS Design and Applications formulas

fx Aperture Time for Falling Input Go

fx Setup Time at Low Logic Go

FAQ

What is the Hold Time at High Logic?

Hold Time at High logic is defined as the hold time during the input when the logic goes high to 1 or high output. Hold Time at High Logic is usually measured using the Nanosecond for Time. Note that the value of Hold Time at High Logic is always positive.

Can the Hold Time at High Logic be negative?

No, the Hold Time at High Logic, measured in Time cannot be negative.

What unit is used to measure Hold Time at High Logic?

Hold Time at High Logic is usually measured using the Nanosecond[ns] for Time. Second[ns], Millisecond[ns], Microsecond[ns] are the few other units in which Hold Time at High Logic can be measured.

Let Others Know

✖

Facebook

Twitter

Copied!